
## Fig 1 (Prior Art) 100 100 Analog Signal Processor Processor Decorder Computer

## Fig.2(Prior Art)



Microcomputer

## Fig.3(Prior Art)




Fig.4A




Fig.4B




Fig 5

Format	Sector Information			
Mode0	000Ь			
Mode1	010b			
Mode2Formless	011b			
Mode2Form1	100b			
Mode2Form2	101b			
Other	111b			

Fig.6




Fig.7




Fig.8

Transfer Request Command

11 alister hequest command										
bit byte	7	6	5	4	3	. 2	1	0		
0	Operation code									
1		000b 000b, 010b, 011b, 100b, 101b 0 C						0		
2	00h									
3										
4	LBA (Logic Address)									
5										
6			-							
7	TBL(Transfer Block Number)									
8										
9	10h, B0h, B8h, F0h, F8h									
10	00h									
11	00h									

Fig.9

